



JZCR05/06

Low-Cost 300 – 960 MHz OOK Stand-Alone RF Receiver

Features

- Embedded EEPROM
 - Very Easy Development with RFPDK
 - All Features Programmable
- Frequency Range
 - 300 to 480 MHz (JZCR05)
 - 300 to 960 MHz (JZCR06)
- Symbol Rate: 0.1 to 40 ksp/s
- Sensitivity: -113 dBm at 1 ksp/s, 0.1% BER
- Configurable Receiver Bandwidth: 50 to 500 kHz
- 3-wire SPI Interface for EEPROM Programming
- Stand-Alone, No External MCU Control Required
- Configurable Duty-Cycle Operation Mode
- Supply Voltage: 1.8 to 3.6 V
- Low Power Consumption: 3.8 mA
- Low Sleep Current
 - 60 nA when Sleep Timer Off
 - 440 nA when Sleep Timer On
- RoHS Compliant
- 16-pin QFN 3x3 and SOP16 Package Options

Descriptions

The JZCR05/06 devices are ultra low power, high performance, low-cost OOK stand-alone RF receiver for various 300 to 960 MHz wireless applications. The JZCR05 covers the frequency range from 300 to 480 MHz while the JZCR06 covers the 300 to 960 MHz frequency range. They are part of the NextGenRF™ family, which includes a complete line of transmitters, receivers and transceivers. An embedded EEPROM allows the frequency, symbol rate and other features to be programmed into the device using the USB Programmer and RFPDK. Alternatively, in stock products of 433.92/868.35 MHz are available for immediate demands without the need of EEPROM programming. When the JZCR05/06 is always on, it consumes only 3.8 mA current while achieving -113 dBm receiving sensitivity. It consumes even less power when working in duty-cycle operation mode via the built-in sleep timer. The JZCR05/06 receiver together with the transmitter enables an ultra low cost RF link.



Applications

- Low-Cost Consumer Electronics Applications
- Home and Building Automation
- Infrared Receiver Replacements
- Industrial Monitoring and Controls
- Remote Automated Meter Reading
- Remote Lighting Control System
- Wireless Alarm and Security Systems
- Remote Keyless Entry (RKE)

Ordering Information

Part Number	Frequency	Temp.	MOQ
JZCR05-EQR	433.92 MHz	To 85 °C	5,000 pcs
JZCR05-AQR	433.92 MHz	To 105 °C	5,000 pcs
JZCR05-ESR	433.92 MHz	To 85 °C	2,500 pcs
JZCR06-EQR	868.35 MHz	To 85 °C	5,000 pcs

More Ordering Info: See [Page 21](#)



JZCR05/06 Top View

Typical Application




Figure 1. JZCR05/06 Typical Application Schematic

Table 1. BOM of 433.92/868.35 MHz Typical Application [1]

Designator	Descriptions	Value (Match to 50Ω ANT)		Value (Common Used ANT)		Unit	Manufacturer
		433.92 MHz	868.35 MHz	433.92 MHz	868.35 MHz		
U1	JZCR05/06, low-cost 300 – 960 MHz OOK stand-alone RF receiver	-		-		-	
X1	±20 ppm, SMD32*25 mm, crystal	26		26		MHz	EPSON
L1	±10%, 0603 multi-layer chip inductor	27	6.8	33	6.8	nH	Murata LQG18
L2 ^{[2] [3]}	±5%, 0603 multi-layer chip inductor, for QFN16	18	3.9	18	3.9	nH	Murata LQG18
	±5%, 0603 multi-layer chip inductor, for SOP16	15	--	15	--		
C1	±0.25 pF, 0402 NP0, 50 V	3.3	2.7	2.7	2.7	pF	Murata GRM15
C0	±20%, 0402 X7R, 25 V	0.1		0.1		uF	Murata GRM15
C2, C3	±5%, 0402 NP0, 50 V	27		27		pF	Murata GRM15

Note:

[1]. The 868.35 MHz application is for JZCR06 only.

[2]. JZCR05 devices in QFN16 and SOP16 packages share the same BOM except for the L2.

[3]. The variation requirement of the L2 inductance can be relaxed to ±10% if the chip works at 433.92 MHz.

Table 2. Product Selection Table

Product	Modulation/ Frequency	Sensitivity	Rx Current	Embedded EEPROM	Package
JZCR05	OOK/ 300-480 MHz	-113 dBm (433.92 MHz, 1 ksps, 0.1% BER)	3.8 mA (433.92 MHz)	✓	QFN16(3x3)/ SOP16
JZCR06	OOK/ 300-960 MHz	-110 dBm (868.35 MHz, 1 ksps, 0.1% BER)	5.2 mA (868.35 MHz)	✓	QFN16(3x3)



Abbreviations

Abbreviations used in this data sheet are described below

AGC	Automatic Gain Control	PC	Personal Computer
AN	Application Notes	PCB	Printed Circuit Board
BER	Bit Error Rate	PLL	Phase Lock Loop
BOM	Bill of Materials	PN9	Pseudorandom Noise 9
BSC	Basic Spacing between Centers	POR	Power On Reset
BW	Bandwidth	PUP	Power Up
DC	Direct Current	QFN	Quad Flat No-lead
EEPROM	Electrically Erasable Programmable Read-Only Memory	RF	Radio Frequency
ESD	Electro-Static Discharge	RFPDK	RF Products Development Kit
ESR	Equivalent Series Resistance	RoHS	Restriction of Hazardous Substances
Ext	Extended	RSSI	Received Signal Strength Indicator
IF	Intermediate Frequency	Rx	Receiving, Receiver
LNA	Low Noise Amplifier	SAR	Successive Approximation Register
LO	Local Oscillator	SOP	Small Outline Package
LPOSC	Low Power Oscillator	SPI	Serial Port Interface
Max	Maximum	TH	Threshold
MCU	Microcontroller Unit	Tx	Transmission, Transmitter
Min	Minimum	Typ	Typical
MOQ	Minimum Order Quantity	USB	Universal Serial Bus
NP0	Negative-Positive-Zero	VCO	Voltage Controlled Oscillator
NC	Not Connected	WOR	Wake On Radio
OOK	On-Off Keying	XOSC	Crystal Oscillator
		XTAL/Xtal	Crystal



Table of Contents

1. Electrical Characteristics	5
1.1 Recommended Operation Conditions.....	5
1.2 Absolute Maximum Ratings.....	5
1.3 Receiver Specifications.....	6
1.4 Crystal Oscillator.....	7
1.5 LPOSC.....	7
2. Pin Descriptions	8
3. Typical Performance Characteristics	10
4. Typical Application Schematic	11
5. Functional Descriptions	11
5.1 Overview.....	12
5.2 Modulation, Frequency and Symbol Rate.....	12
5.3 Embedded EEPROM and RFPDK.....	13
5.4 All Configurable Options.....	13
5.5 Internal Blocks Description.....	15
5.5.1 RF Front-end and AGC.....	15
5.5.2 IF Filter.....	15
5.5.3 RSSI.....	15
5.5.4 SAR ADC.....	15
5.5.5 Crystal Oscillator.....	16
5.5.6 Frequency Synthesizer.....	16
5.5.7 LPOSC.....	16
5.6 Operation Mode.....	16
5.7 Always Receive Mode.....	17
5.8 Duty-Cycle Receive Mode.....	18
5.9 Easy Duty-Cycle Configurations.....	19
5.10 The nRSTO.....	19
5.11 The CLKO.....	20
6. Ordering Information	21
7. Package Outline	22



1. Electrical Characteristics

VDD = 3.3 V, T_{OP} = 25 °C, F_{RF} = 433.92 MHz, sensitivities are measured in receiving a PN9 sequence and matching to 50 Ω impedance, with the BER of 0.1%. All measurements are performed using the board JZCR05/06-EM V1.0, unless otherwise noted.

1.1 Recommended Operation Conditions

Table 3. Recommended Operation Conditions

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Operation Voltage Supply	V _{DD}		1.8		3.6	V
Operation Temperature	T _{OP}	JZCR05/06-EQR/ESR	-40		85	°C
		JZCR05-AQR	-40		105	°C
Supply Voltage Slew Rate			1			mV/us


1.2 Absolute Maximum Ratings

Table 4. Absolute Maximum Ratings^[1]

Parameter	Symbol	Conditions	Min	Max	Unit
Supply Voltage	V _{DD}		-0.3	3.6	V
Interface Voltage	V _{IN}		-0.3	V _{DD} + 0.3	V
Junction Temperature	T _J		-40	125	°C
Storage Temperature	T _{STG}		-50	150	°C
Soldering Temperature	T _{SDR}	Lasts at least 30 seconds		255	°C
ESD Rating ^[2]		Human Body Model (HBM)	-2	2	kV
Latch-up Current			-100	100	mA

Notes:

- [1]. Stresses above those listed as —absolute maximum ratingsll may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- [2]. The JZCR05/06 is high-performance RF integrated circuits with VCON/P pins having an ESD rating < 2 kV HBM. Handling and assembly of this device should only be done at ESD-protected workstations.



Caution! ESD sensitive device. Precaution should be used when handling the device in order to prevent permanent damage.



1.3 Receiver Specifications

Table 5. Receiver Specifications

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Frequency Range	F_{RF}	JZCR05	300		480	MHz
		JZCR06	300		960	MHz
Symbol Rate	SR		0.1		40	ksps
Sensitivity	$S_{433.92}$	$F_{RF} = 433.92$ MHz, SR = 1 ksps, BER = 0.1%		-113		dBm
	$S_{868.35}$	$F_{RF} = 868.35$ MHz, SR = 1 ksps, BER = 0.1%		-110		dBm
Saturation Input Signal Level	P_{LVL}			10		dBm
Working Current	I_{DD}	$F_{RF} = 433.92$ MHz		3.8		mA
		$F_{RF} = 868.35$ MHz		5.2		mA
Sleep Current	I_{SLEEP}	When sleep timer is on		440		nA
		When sleep timer is off		60		nA
Frequency Resolution	F_{RES}			24.8		Hz
Frequency Synthesizer Settle Time	T_{LOCK}	From XOSC settled		150		us
Blocking Immunity	BI	SR = 1 ksps, ± 1 MHz offset, CW interference		52		dB
		SR = 1 ksps, ± 2 MHz offset, CW interference		74		dB
		SR = 1 ksps, ± 10 MHz offset, CW interference		75		dB
Image Rejection Ratio	IMR	IF = 280 kHz		35		dB
Input 3 rd Order Intercept Point	IIP3	Two tone test at 1 MHz and 2 MHz offset frequency. Maximum system gain settings		-25		dBm
Receiver Bandwidth	BW		50		500	kHz
Receiver Start-up Time	$T_{START-UP}$	From power up to receive, in Always Receive Mode		7.3		ms
Receiver Wake-up Time	$T_{WAKE-UP}$	From sleep to receive, in Duty-Cycle Receive Mode		0.61		ms



1.4 Crystal Oscillator

Table 6. Crystal Oscillator Specifications

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Crystal Frequency ^[1]	F _{XTAL}		26	26	26	MHz
Crystal Tolerance ^[2]				±20		ppm
Load Capacitance	C _{LOAD}		10	15	20	pF
Crystal ESR	R _m				60	Ω
XTAL Startup Time ^[3]	t _{XTAL}			400		us
Notes: [1]. The JZCR05/06 can directly work with external 26 MHz reference clock input to XIN pin (a coupling capacitor is required) with peak-to-peak amplitude of 0.3 to 0.7 V. [2]. This is the total tolerance including (1) initial tolerance, (2) crystal loading, (3) aging, and (4) temperature dependence. The acceptable crystal tolerance depends on RF frequency and channel spacing/bandwidth. [3]. This parameter is to a large degree crystal dependent.						

1.5 LPOSC

Table 7. LPOSC Specifications

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Calibrated Frequency ^[1]	F _{LPOSC}			1		kHz
Frequency Accuracy		After calibration		1		%
Temperature Coefficient ^[2]				-0.02		%/°C
Supply Voltage Coefficient ^[3]				+0.5		%/V
Initial Calibration Time	t _{LPOSC-CAL}			4		ms
Notes: [1]. The LPOSC is automatically calibrated to the crystal oscillator during the PUP state, and is periodically calibrated since then. [2]. Frequency drifts when temperature changes after calibration. [3]. Frequency drifts when supply voltage changes after calibration.						



2. Pin Descriptions




Figure 2. JZCR05/06 Pin Assignments in QFN16 (3x3) Package

Table 8. JZCR05/06 Pin Descriptions in QFN16 (3x3) Package

Pin Number	Name	I/O	Descriptions
1	CSB	I	3-wire SPI chip select input for EEPROM programming, internally pulled high
2	SDA	IO	3-wire SPI data input and output for EEPROM programming
3	SCL	I	3-wire SPI clock input for EEPROM programming, internally pulled low
4,9	NC	NA	Not connected, leave floating
5	DOUT	O	Received data output
6	CLKO	O	Programmable clock output to drive an external MCU
7	XOUT	O	Crystal oscillator output
8	XIN	I	Crystal oscillator input or external reference clock input
10	nRSTO	O	Active-low power-on-reset output to reset an external MCU
11	VCOP	IO	VCO tank, connected to an external inductor
12	VCON		
13, 15	GND	I	Ground
14	RFIN	I	RF signal input to the LNA
16	VDD	I	Power supply input




Figure 3. JZCR05 Pin Assignments in SOP16 Package

Table 9. JZCR05 Pin Assignments in SOP16 Package

Pin Number	Name	I/O	Descriptions
1	VCOP	IO	VCO tank, connected to an external inductor
2	VCON		
3, 5	GND	I	Ground
4	RFIN	I	RF signal input to the LNA
6	VDD	I	Power supply input
7	CSB	I	3-wire SPI chip select input for EEPROM programming
8	SDA	IO	3-wire SPI data input and output for EEPROM programming
9	SCL	I	3-wire SPI clock input for EEPROM programming
10,15	NC	-	Not connected, leave floating
11	DOUT	O	Received data output
12	CLKO	O	Programmable clock output to drive an external MCU
13	XOUT	O	Crystal oscillator output
14	XIN	I	Crystal oscillator input or external reference clock input
16	nRSTO	O	Active-low power-on-reset output to reset an external MCU



3. Typical Performance Characteristics




Figure 4. Current vs. Voltage, $F_{RF} = 433.92 / 868.35$ MHz, SR = 1 kbps




Figure 5. Current vs. Temperature, $F_{RF} = 433.92/868.35$ MHz, SR = 1 kbps




Figure 6. Sensitivity vs. Supply Voltage, SR = 1 kbps, BER = 0.1%




Figure 7. Sensitivity vs. Temperature, $F_{RF} = 433.92 / 868.35$ MHz, SR = 1 kbps, BER = 0.1%




Figure 8. Sensitivity vs. SR, $F_{RF} = 433.92 / 868.35$ MHz, $V_{DD} = 3.3$ V, BER = 0.1%




Figure 9. Sensitivity vs. BER, $F_{RF} = 433.92 / 868.35$ MHz, $V_{DD} = 3.3$ V, SR = 1 kbps

4. Typical Application Schematic




Figure 10. Typical Application Schematic

Notes:

- Connector J1 is a must for the JZCR05/06 EEPROM access during development or manufacture.
- The general layout guidelines are listed below. For more design details, please refer to —AN107 Schematic and PCB Layout Design Guidelinell.
 - Use as much continuous ground plane metallization as possible.
 - Use as many grounding vias (especially near to the GND pins) as possible to minimize series parasitic inductance between the ground pour and the GND pins.
 - Avoid using long and/or thin transmission lines to connect the components.
 - Place C0 as close to the JZCR05/06 as possible for better filtering.
- The table below shows the BOM of typical application.

Table 10. BOM of 433.92/868.35 MHz Typical Application ^[1]

Designator	Descriptions	Value (Match to 50Ω ANT)		Value (Common Used ANT)		Unit	Manufacturer
		433.92 MHz	868.35 MHz	433.92 MHz	868.35 MHz		
U1	JZCR05/06, low-cost 300 – 960 MHz OOK stand-alone RF receiver	-		-		-	
X1	±20 ppm, SMD32*25 mm, crystal	26		26		MHz	EPSON
L1	±10%, 0603 multi-layer chip inductor	27	6.8	33	6.8	nH	Murata LQG18
L2 ^{[2] [3]}	±5%, 0603 multi-layer chip inductor, for QFN16	18	3.9	18	3.9	nH	Murata LQG18
	±5%, 0603 multi-layer chip inductor, for SOP16	15	--	15	--		
C1	±0.25 pF, 0402 NP0, 50 V	3.3	2.7	2.7	2.7	pF	Murata GRM15
C0	±20%, 0402 X7R, 25 V	0.1		0.1		uF	Murata GRM15
C2, C3	±5%, 0402 NP0, 50 V	27		27		pF	Murata GRM15

Notes:

- The 868.35 MHz application is for JZCR06 only.
- JZCR05 devices in QFN16 and SOP16 packages share the same BOM except for the L2.
- The variation requirement of the L2 inductance can be relaxed to ±10% if the chip works at 433.92 MHz.

5. Functional Descriptions




Figure 11. Functional Block Diagram

5.1 Overview

The JZCR05/06 devices are ultra low power, high performance, low-cost OOK stand-alone RF receiver for various 300 to 960 MHz wireless applications. The JZCR05 covers the frequency range from 300 to 480 MHz while the JZCR06 covers the 300 to 960 MHz frequency range. They are part of the NextGenRF™ family, which includes a complete line of transmitters, receivers and transceivers. The chip is based on a fully integrated, low-IF receiver architecture. The low-IF architecture facilitates a very low external component count and does not suffer from powerline - induced interference problems. The synthesizer contains a VCO and a low noise fractional-N PLL with an output frequency resolution of 24.8 Hz. The VCO operates at 2x the Local Oscillator (LO) frequency to reduce spurious emissions. Every analog block is calibrated on each Power-on Reset (POR) to the internal reference voltage. The calibration helps the device to finely work under different temperatures and supply voltages. The baseband filtering and demodulation is done by the digital demodulator. The demodulated signal is output to the external MCU via the DOUT pin. No external MCU control is needed in the applications.

The 3-wire SPI interface is only used for configuring the device. The configuration can be done with the RFPDK and the USB Programmer. The RF Frequency, symbol rate and other product features are all configurable. This saves the cost and simplifies the design, development and manufacture. Alternatively, in stock products of 433.92/868.35 MHz are available for immediate demands with no need of EEPROM programming. The JZCR05/06 operates from 1.8 to 3.6 V so that it can finely work with most batteries to their useful power limits. The receive current is only 3.8 mA at 433.92 MHz and 5.2 mA at 868.35 MHz. The JZCR05/06 receiver together with the transmitter enables an ultra low cost RF link.

5.2 Modulation, Frequency and Symbol Rate

The JZCR05/06 supports OOK demodulation with the symbol rate from 0.1 to 40 kbps. The JZCR05 continuously covers the frequency range from 300 to 480 MHz, including the license free ISM frequency band around 315 MHz and 433.92 MHz. And the JZCR06 covers the frequency range from 300 MHz to 960 MHz, including the license free ISM frequency band around 315 MHz, 433.92 MHz, 868.35 MHz and 915 MHz. The internal frequency synthesizer contains a high-purity VCO and a low noise fractional-N PLL with an output frequency resolution of 24.8 Hz. See the table below for the demodulation, frequency and symbol rate information.


Table 11. Modulation, Frequency and Symbol Rate

Parameter	Value	Unit
Demodulation	OOK	-
Frequency (JZCR05)	300 to 480	MHz
Frequency (JZCR06)	300 to 960	MHz
Frequency Resolution	24.8	Hz
Symbol Rate	0.1 to 40	ksps

5.3 Embedded EEPROM and RFPDK

The RFPDK is a PC application developed to help the user to configure the NextGenRF™ products in the most intuitional way. The user only needs to connect the USB Programmer between the PC and the device, fill in/select the proper value of each parameter on the RFPDK, and click the -Burn button to program the configurations into the device. The configurations of the device will then remain unchanged until the next programming. No external MCU control is required in the application program.

The RFPDK also allows the user to save the active configuration into a list by clicking on the -List button, so that the saved configuration can be directly reloaded from the list in the future. Furthermore, it supports exporting the configuration into a hexadecimal file by clicking on the -Export button. This file can be used to burn the same configuration into a large amount of devices during the mass production. See the figure below for the accessing of the EEPROM.


Figure 12. Accessing Embedded EEPROM

For more details of the USB Programmer and the RFPDK, please refer to -AN103 One-Way RF Link Development Kits Users Guidell.

5.4 All Configurable Options

Beside the demodulation, frequency and symbol rate, more options can be used to customize the device. The following is a table of all the configurable options. On the RFPDK, the Basic Mode only contains a few options allowing the user to perform easy and fast configurations. The Advanced Mode shows all the options that allow the user to customize the device in a deeper level. The options in -Basic Model are a subset of that in the -Advanced Model.



Table 12. Configurable Parameters in RFPDK

Category	Parameters	Descriptions	Default	Mode
RF Settings	Frequency (JZCR05)	The receive radio frequency, the range is from 300 to 480 MHz, with resolution of 0.001 MHz.	433.920 MHz	Basic Advanced
	Frequency (JZCR06)	The receive radio frequency, the range is from 300 to 960 MHz, with resolution of 0.001 MHz.	868.350 MHz	Basic Advanced
	Demodulation	The demodulation type, only OOK demodulation is supported in this product.	OOK	Basic Advanced
	Symbol Rate	The receiver symbol rate, the range is from 0.1 to 40 ksps, with resolution of 0.1 ksps.	2.4 ksps	Basic Advanced
	Squelch TH (JZCR05/JZCR06)	The threshold of the squelch circuit to suppress the noise, the range is from 0 to 255.	54 / 40	Basic Advanced
	Xtal Tol. Rx BW (JZCR05/JZCR06)	The sum of the crystal frequency tolerance of the Tx and the Rx, the range is from 0 to ± 300 ppm. And the calculated BW is configured and displayed.	± 150 ppm 200 kHz / ± 40 ppm 100 kHz	Basic Advanced
	Xtal Stabilizing Time	Time for the device to wait for the crystal to get settled after power up. The options are: 78, 155, 310, 620, 1240 or 2480 us.	310 us	Basic Advanced
Operation Settings	Duty-Cycle Mode	Turn on/off the duty-cycle receive mode, the options are: on or off.	On	Basic Advanced
	Sleep Time	The sleep time in duty-cycle receive mode, the range is from 3 to 134,152,192 ms.	3 ms	Basic Advanced
	Rx Time	The receive time in duty-cycle receive mode, the range is from 0.04 to 2,683,043.00 ms.	2,000 ms	Basic Advanced
	Rx Time Ext	The extended receive time in duty-cycle receive mode, the range is from 0.04 to 2,683,043.00 ms. It is only available when WOR is on.	200.00 ms	Advanced
	Wake-On Radio	Turn on/off the wake-on radio function, the options are: on or off.	Off	Advanced
	Wake-On Condition	The condition to wake on the radio. The options are: Extended by Preamble, or Extended by RSSI. It is only available when WOR is on.	Extended by Preamble	Advanced
	System Clock Output	Turn on/off the system clock output on CLKO, the options are: on or off.	Off	Advanced
	System Clock Frequency	The system clock output frequency, the options are: 13.000, 6.500, 4.333, 3.250, 2.600, 2.167, 1.857, 1.625, 1.444, 1.300, 1.182, 1.083, 1.000, 0.929, 0.867, 0.813, 0.765, 0.722, 0.684, 0.650, 0.619, 0.591, 0.565, 0.542, 0.520, 0.500, 0.481, 0.464, 0.448, 0.433, 0.419 or 0.406 MHz. It is only available when System Clock Output is on.	6.5 MHz	Advanced
OOK Settings	Demod Method	The OOK demodulation methods, the options are: Peak TH, or Fixed TH	Peak TH	Advanced
	Fixed Demod TH (JZCR05/JZCR06)	The threshold value when the Demod Method is —Fixed THII, the minimum input value is the value of Squelch Threshold set on the RFPDK, the maximum value is 255.	60 / 50	Advanced



Category	Parameters	Descriptions	Default	Mode
	Peak Drop	Turn on/off the RSSI peak drop function, the options are on, or off.	On	Advanced
	Peak Drop Step	The RSSI peak drop step, the options are: 1, 2, 3, 5, 6, 9, 12 or 15.	1	Advanced
	Peak Drop Rate	The RSSI peak drop rate, the options are: 1 step/4 symbols, 1 step/2 symbols, 1 step /1 symbol, or 1 step/0.5 symbol.	1 step / 4 symbols	Advanced
	AGC	Automatic Gain Control, the options are: on or off.	On	Advanced
Decode Settings	Preamble	The size of the valid preamble, the options are: 1-byte, 2-byte, 3-byte, or 4-byte. It is only available when WOR is on.	2-byte	Advanced

5.5 Internal Blocks Description

5.5.1 RF Front-end and AGC

The JZCR05/06 features a low-IF receiver. The RF front-end of the receiver consists of a Low Noise Amplifier (LNA), I/Q mixer and a wide-band power detector. Only a low-cost inductor and a capacitor are required for matching the LNA to any common used antennas. The input RF signal induced on the antenna is amplified and down-converted to the IF frequency for further processing.

By means of the wide-band power detector and the attenuation networks built around the LNA, the Automatic Gain Control (AGC) loop regulates the RF front-end's gain to get the best system linearity, selectivity and sensitivity performance, even though the receiver suffers from strong out-of-band interference.

5.5.2 IF Filter

The signals coming from the RF front-end are filtered by the fully integrated 3rd-order band-pass image rejection IF filter which achieves over 35 dB image rejection ratio typically. The IF center frequency is dynamically adjusted to enable the IF filter to locate to the right frequency band, thus the receiver sensitivity and out-of-band interference attenuation performance are kept optimal despite the manufacturing process tolerances. The IF bandwidth is automatically computed according to the three basic system parameters input from the RFPDK: RF frequency, Xtal tolerance, and symbol rate.

5.5.3 RSSI

The subsequent multistage I/Q Log amplifiers enhance the output signal from IF filter before it is fed for demodulation. Receive Signal Strength Indicator (RSSI) generators are included in both Log amplifiers which produce DC voltages that are directly proportional to the input signal level in both of I and Q path. The resulting RSSI is a sum of both these two paths. Extending from the nominal sensitivity level, the RSSI achieves over 66 dB dynamic range.

The JZCR05/06 integrates a patented DC-offset cancellation engine. The receiver sensitivity performance benefits a lot from the novel, fast and accurate DC-offset removal implementation.

5.5.4 SAR ADC

The on-chip 8-bit SAR ADC digitalizes the RSSI for OOK demodulation.



5.5.5 Crystal Oscillator

The crystal oscillator is used as the reference clock for the PLL frequency synthesizer and system clock for the digital blocks. A 26 MHz crystal should be used with appropriate loading capacitors (C2 and C3 in Figure 10 of Page 11). The values of the loading capacitors depend on the total load capacitance C_L specified for the crystal. The total load capacitance seen between the XIN and XOUT pin should equal C_L for the crystal to oscillate at 26 MHz.

$$C_L = \frac{1}{\frac{1}{C_2} + \frac{1}{C_3}} + C_{\text{parasitic}}$$

The parasitic capacitance is constituted by the input capacitance and PCB tray capacitance. The ESR of the crystal should be within the specification in order to ensure a reliable start-up. An external signal source can easily be used in place of a conventional XTAL and should be connected to the XIN pin. The incoming clock signal is recommended to have a peak-to-peak swing in the range of 300 mV to 700 mV and AC-coupled to the XIN pin.

5.5.6 Frequency Synthesizer

A fractional-N frequency synthesizer is used to generate the LO frequency for the down conversion I/Q mixer. The frequency synthesizer is fully integrated except the VCO tank inductor which enables the ultra low-power receiver system design. Using the 26 MHz reference clock provided by the crystal oscillator or the external clock source, it can generate any receive frequency between 300 to 480 MHz with a frequency resolution of 24.8 Hz.

The VCO always operates at 2x of LO frequency. A high Q (at VCO frequency) tank inductor should be chosen to ensure the VCO oscillates at any conditions meanwhile burns less power and gets better phase noise performance. In addition, properly layout the inductor matters a lot of achieving a good phase noise performance and less spurious emission. The recommended VCO inductors for different LO frequency bands are shown as below.

Table 13. VCO Inductor for 315/433.92/868.35/915 MHz Frequency Band

LO Frequency Band	315 MHz	433.92 MHz	868.35 MHz	915 MHz
VCO Inductor (QFN16)	36 nH ±10%	18 nH ±10%	3.9 nH ±5%	3.6 nH ±5%
VCO Inductor (SOP16)	27 nH ±10%	15 nH ±10%	--	--

Multiple subsystem calibrations are performed dynamically to ensure the frequency synthesizer operates reliably in any working conditions.

5.5.7 LPOSC

An internal 1 kHz low power oscillator is integrated in the JZCR05/06. It generates a clock to drive the sleep timer to periodically wake the device from sleep state. The Sleep Time can be configured from 3 to 134,152,192 ms (more than 37 hours) when the device works in duty-cycle receive mode. Since the frequency of the LPOSC drifts when the temperature and supply voltage change, it is automatically calibrated during the PUP state, and is periodically calibrated since then. The calibration scheme allows the LPOSC to maintain its frequency tolerance to less than ±1%.

5.6 Operation Mode

An option -Duty-Cycle On-Offl on the RFPDK allows the user to determine how the device behaves. The device is able to work in two operation modes, as shown in the figure below.




Figure 13. Two different operation modes

Power Up (PUP) State

Once the device is powered up, the device will go through the Power Up (PUP) sequence which includes the task of releasing the Power-On Reset (POR), turning on the crystal and calibrating the internal blocks. The PUP takes about 4 ms to finish in the always receive mode, and about 9.5 ms to finish in the duty-cycle receive mode. This is because that the LPOSC and sleep timer is turned off in the always receive mode, while it must be turned on and calibrated during the PUP in the duty-cycle receive mode. The average current of the PUP sequence is about 0.9 mA.

SLEEP State

In this state, all the internal blocks are powered down except the sleep timer. In Always Receive Mode, the sleep time is fixed at about 3 ms. In Duty-Cycle Receive Mode, the sleep time is defined by the option -Sleep Timell on the RFPDK. The sleep current is about 60 nA in the always receive mode, and about 440 nA (with LPOSC and sleep timer turned on) in the duty-cycle receive mode.

XTAL State

The XTAL state only exists in the duty-cycle receive mode. Once the device wakes up from the SLEEP State, the crystal oscillator restarts to work. The option -XTAL Stabilizing Timell on the RFPDK defines the time for the device to wait for the crystal oscillator to settle. The current consumption in this state is about 520 uA.

TUNE State

The device is tuned to the desired frequency defined by the option -Frequencyll on the RFPDK and ready to receive. It usually takes approximately 300 us to complete the tuning sequence. The current consumption in this state is about 2 mA.

RX State

The device receives the incoming signals and outputs the demodulated data from the DOUT pin. In duty-cycle receive mode, the device only stays in the RX State for a certain amount of time, which is defined by the option -Rx Timell on the RFPDK. The current in this state is about 3.8 mA.

5.7 Always Receive Mode

If the duty-cycle receive mode is turned off, the device will go through the Power Up (PUP) sequence, stay in the SLEEP state for about 3 ms, tune the receive frequency, and finally stay in the RX state until the device is powered down. The power up sequence, which takes about 4 ms to finish, includes the task of turning on the crystal and calibrating the internal blocks. The device will continuously receive the incoming RF signals during the RX state and send out the demodulated data on the DOUT pin. The configurable system clock is also output from the CLKO pin if it is enabled in the Advanced Mode on the RFPDK. The figure below shows the timing characteristics and current consumption of the device from the PUP to RX.




Figure 14. Timing and Current Consumption for Always Receive Mode

5.8 Duty-Cycle Receive Mode

If the duty-cycle mode is turned on, after the PUP the device will automatically repeat the sequence of SLEEP, XTAL, TUNE and RX until the device is powered down. This allows the device to re-tune the synthesizer regularly to adapt to the changeable environment and therefore remain its highest performance. The device will continuously receive any incoming signals during the RX state and send out the demodulated data on the DOUT pin. The configurable system clock output is output from the CLKO pin during the TUNE and RX state. The PUP sequence consumes about 9.5 ms which is longer than the 4 ms in the Always Receive Mode. This is because the LPOSC, which drives the sleep timer, must be calibrated during the PUP.




Figure 15. Timing and Current Consumption for Duty-Cycle Receive Mode

It is strongly recommended for the user to turn on the duty-cycle receive mode option. The advantages are:

- Maintaining the highest performance of the device by regular frequency re-tune.
- Increasing the system stability by regular sleep (resetting most of the blocks).
- Saving power consumptions of both of the Tx and Rx device.

As long as the Sleep Time and Rx Time are properly configured, the transmitted data can always be captured by the device.

5.9 Easy Duty-Cycle Configurations

When the user wants to take the advantage of maintaining the highest system stability and performance, and the power consumption is not the first concern in the system, the Easy Configuration can be used to let the device to work in the duty-cycle mode without complex calculations, the following is a good example:




Figure 16. Tx and Rx relationship of Easy Configuration

In this example, the Tx device transmits the data at 1.2 ksps and there are 60 symbols in one data packet. Thus, the packet length is 50 ms. The user can do the following:

- Set the Sleep Time to the minimum value of 3 ms.
- Set the Rx Time to 1 second which is much longer than the packet length.
- Let the Tx device to send out 3 continuous data packets in each transmission.

Because the Sleep Time is very short, the non-receive time is only about 3.61 ms (the sum of the Sleep Time, XTAL stabilizing time and the tuning time), which is much shorter than the packet length of 50 ms. Therefore, this non-receive time period will only have a change to corrupt no more than 2 packets receiving. During the non-receive time period, the DOUT pin will output logic 0.

Because the Rx Time is very long, and 3 continuous data packets are sent in each transmission, there is at least 1 packet that can be completely received by the device and sent out via the DOUT pin with no corruption. The external MCU will only need to observe the DOUT pin status to perform data capturing and further data processing.

If the system power consumption is a sensitive and important factor in the application, the Precise Configuration can be used. Also, based on the duty-cycle receive mode, the —Wake-On Radioll technique allows the device to even save more power. For the precise duty-cycle configurations and the use of wake-on radio, please refer to the -AN108 JZCR05/06 Configuration Guidelinell.

5.10 The nRSTO

By default, an active low reset signal is generated by the internal POR and output via the nRSTO pin. It can be used to reset the external MCU if it is required.




Figure 17. nRSTO Timing Characteristics

On the above figure, Trise is the time taken for the V_{DD} to rise from 0 V to its ultimate stabilized level. After the internal Power-On Reset circuit detects that the V_{DD} has risen over the threshold voltage (V_{th}), it takes the time T_{POR} for the POR to change its state from logical 0 to 1. The V_{th} is about 1.2 V. The value of T_{POR} varies according to the time taken for the V_{DD} to rise from 0 to 3 V, as listed in the table below. When the V_{DD} falls, the nRSTO follows with the V_{DD} simultaneously.

Table 14. T_{POR} Timing Characteristics

T _{RISE} (us)	T _{POR} (us)
3,000	500
1,000	300
300	160
100	100
30	70
10	60

5.11 The CLKO

A clock divided down from the crystal oscillator clock is output via the CLKO pin if the —System Clock Outputll is set to —Onll on the RFPDK. This clock can be used to drive the external MCU, and is available when the device is in the XTAL, TUNE and RX states. The clock frequency is selected by the option -System Clock Frequencyll.

More details of using the CLKO can be referred to the -AN108 JZCR05/06 Configuration Guidelinell.



6. Ordering Information

Table 15. JZCR05/06 Ordering Information

Part Number	Descriptions	Package Type	Package Option	Operating Condition	MOQ / Multiple
JZCR05-EQR ^[1]	Low-Cost 300 – 480 MHz OOK Stand-Alone RF Receiver	QFN16 (3x3)	Tape & Reel	1.8 to 3.6 V, -40 to 85 °C	5,000
JZCR05-AQR ^[1]	Low-Cost 300 – 480 MHz OOK Stand-Alone RF Receiver	QFN16 (3x3)	Tape & Reel	1.8 to 3.6 V, -40 to 105 °C	5,000
JZCR05-ESR ^[1]	Low-Cost 300 – 480 MHz OOK Stand-Alone RF Receiver	SOP16	Tape & Reel	1.8 to 3.6 V, -40 to 85 °C	2,500
JZCR05-ESB ^[1]	Low-Cost 300 – 480 MHz OOK Stand-Alone RF Receiver	SOP16	Tube	1.8 to 3.6 V, -40 to 85 °C	1,000
JZCR06-EQR ^[1]	Low-Cost 300 – 960 MHz OOK Stand-Alone RF Receiver	QFN16 (3x3)	Tape & Reel	1.8 to 3.6 V, -40 to 85 °C	5,000

Note:
[1]. —EII stands for extended industrial product grade, which supports the temperature range from -40 to +85 °C.
—All stands for advanced industrial product grade, which supports the temperature range from -40 to +105 °C.
—QII stands for the package type of QFN16 (3x3).
—SII stands for the package type of SOP16.
—RII stands for the tape and reel package option, the minimum order quantity (MOQ) is 5,000 pieces for QFN package type and 1,000 pieces for SOP package type.
—BII stands for the tube package option, the MOQ is 1,000 pieces for SOP16 package type.
The default frequency for JZCR05 is 433.920 MHz, and for JZCR06 is 868.350 MHz. Please refer to the Table 12 in Page 14 for details of other settings.

7. Package Outline

The 16-pin QFN 3x3 illustrates the package details for the JZCR05/06. The table below lists the values for the dimensions shown in the illustration.




Figure 18. 16-Pin QFN 3x3 Package

Table 16. 16-Pin QFN 3x3 Package Dimensions

Symbol	Size (millimeters)	
	Min	Max
A	0.7	0.8
A1	—	0.05
b	0.18	0.30
c	0.18	0.25
D	2.90	3.10
D2	1.55	1.75
e	0.50 BSC	
E	2.90	3.10
E2	1.55	1.75
L	0.35	0.45



The JZCR05 is also available in the SOP16 package, see below figures and tables for the dimension details.




Figure 19. SOP16 Package

Table 17. SOP16 Package Dimensions

Symbol	Size (millimeters)		
	Min	Typ	Max
A	-	-	1.75
A1	0.05	-	0.225
A2	1.30	1.40	1.50
A3	0.60	0.65	0.70
b	0.39	-	0.48
c	0.21	-	0.26
D	9.70	9.90	10.10
E	5.80	6.00	6.20
E1	3.70	3.90	4.10
e	1.27 BSC		
h	0.25	-	0.50
L	0.50	-	0.80
L1	1.05 BSC		
θ	0	-	8°