

JZCT06

240 – 960 MHz (G)FSK/OOK Transmitter

Features

- Optional Chip Feature Configuration Schemes
 - On-Line Registers Configuration
 - Off-Line EEPROM Programming
- Frequency Range: 240 to 960 MHz
- FSK, GFSK and OOK Modulation
- Symbol Rate:
 - 0.5 to 100 ksps (FSK/GFSK)
 - 0.5 to 30 ksps (OOK)
- Deviation: 1.0 to 200 kHz
- Two-wire Interface for Registers Accessing and EEPROM Programming
- Output Power: -10 to +13 dBm
- Supply Voltage: 1.8 to 3.6 V
- Sleep Current: < 20 nA
- FCC/ETSI Compliant
- RoHS Compliant
- 6-pin SOT23-6 Package

Descriptions

The JZCT06 is a high performance, highly flexible, low-cost, single-chip (G)FSK/OOK transmitter for various 240 to 960 MHz wireless applications. The JZCT06 provides the simplest way to control the data transmission.


The transmission is started when an effective level turnover is detected on the DATA pin, while the transmission action will stop after the DATA pin holding level low for a defined time window, or after a two-wire interface (TWI) command is issued. The chip features can be configured in two different ways: setting the configuration registers through the TWI, or programming the embedded EEPROM with USB Programmer and the RFPDK. The device operates from a supply voltage of 1.8 V to 3.6 V, consumes 27.6 mA (FSK @ 868.35 MHz) when transmitting +10 dBm output power, and only leak 20 nA when it is in sleep state.

Applications

- Low-Cost Consumer Electronics Applications
- Home and Building Automation
- Remote Fan Controllers
- Infrared Transmitter Replacements
- Industrial Monitoring and Controls
- Remote Lighting Control
- Wireless Alarm and Security Systems
- Remote Keyless Entry (RKE)


Ordering Information


Part Number	Frequency	Package	MOQ
JZCT06-ESR	868.35 MHz	SOT23-6	3,000 pcs





Typical Application





Desimutan	Deceristicas	Val	ue	Unit	M	
Designator	Descriptions	433.92 MHz	3.92 MHz 868.35 MHz		Manufacturer	
U1	JZCT06, 240 – 960 MHz (G)FSK/OOK transmitter		-	-		
U2	Optional MCU for on-line register configuration		-	-	-	
X1	±20 ppm, SMD32*25 mm crystal	2	6	MHz	EPSON	
C0	±20%, 0402 X7R, 25 V	0	.1	uF	Murata GRM15	
C1	±5%, 0402 NP0, 50 V	82	82	pF	Murata GRM15	
C2	±5%, 0402 NP0, 50 V	9 3.9		pF	Murata GRM15	
L1	±5%, 0603 multi-layer chip inductor	180	100	nH	Murata LQG18	
L2	±5%, 0603 multi-layer chip inductor	27	8.2	nH	Murata LQG18	

Table 1. BOM of 433.92/868.35 MHz Low-Cost Application



Abbreviations

Abbreviations used in this data sheet are described below

AN	Application Notes	PA	Power Amplifier
вом	Bill of Materials	PC	Personal Computer
BSC	Basic Spacing between Centers	РСВ	Printed Circuit Board
EEPROM	Electrically Erasable Programmable Read-Only	PN	Phase Noise
	Memory	RCLK	Reference Clock
ESD	Electro-Static Discharge	RF	Radio Frequency
ESR	Equivalent Series Resistance	RFPDK	RF Product Development Kit
ETSI	European Telecommunications Standards	RoHS	Restriction of Hazardous Substances
	Institute	Rx	Receiving, Receiver
FCC	Federal Communications Commission	SOT	Small-Outline Transistor
FSK	Frequency Shift Keying	SR	Symbol Rate
GFSK	Gauss Frequency Shift Keying	TWI	Two-wire Interface
Max	Maximum	Тх	Transmission, Transmitter
MCU	Microcontroller Unit	Тур	Typical
Min	Minimum	USB	Universal Serial Bus
MOQ	Minimum Order Quantity	XO/XOSC	Crystal Oscillator
NP0	Negative-Positive-Zero	XTAL	Crystal
OBW	Occupied Bandwidth	PA	Power Amplifier
OOK	On-Off Keying		



Table of Contents

1.3 Transmitter Specifications. 6 1.4 Crystal Oscillator. 7 2 Pin Descriptions. 8 3. Typical Performance Characteristics. 9 4. Typical Application Schematics. 10 4.1 Low-Cost Application Schematic. 10 4.2 FCC/ETSI Compliant Application Schematic. 11 5. Functional Descriptions. 12 5.1 Overview. 12 5.2 Modulation, Frequency, Deviation and Symbol Rate. 12 5.3 Embedded EEPROM and RFPDK. 13 5.4 On-line Register Configuration. 14 5.5 Power Amplifier. 14 5.6 PA Ramping. 15 5.7 Crystal Oscillator and RCLK. 15 6. Working States and Transmission Control Interface. 17 6.1 Working States. 17	1.	Elec	ctrical Characteristics	5
1.3 Transmitter Specifications 6 1.4 Crystal Oscillator 7 2. Pin Descriptions 8 3. Typical Performance Characteristics 9 4. Typical Application Schematics 10 4.1 Low-Cost Application Schematic 10 4.2 FCC/ETSI Compliant Application Schematic 11 5. Functional Descriptions 12 5.1 Overview 12 5.2 Modulation, Frequency, Deviation and Symbol Rate 12 5.3 Embedded EEPROM and RFPDK 13 5.4 Orvine Register Configuration 14 5.5 Power Amplifier 14 5.6 Power Amplifier 14 5.6 Power Amplifier 15 5.7 Crystal Oscillator and RCLK 15 6.8 Working States and Transmission Control Interface 17 6.1 Working States 17 6.2 Transmission Control Interface 18 6.2.2 Tx Enabled by DATAPin Rising Edge 18 6.2.3 Two-wire Interface		1.1	Recommended Operating Conditions	5
1.4 Crystal Oscillator 7 2 Pin Descriptions 8 3. Typical Performance Characteristics 9 4. Typical Application Schematics 10 4.1 Low-Cost Application Schematic 10 4.1 Low-Cost Application Schematic 10 4.2 FCC/ETSI Compliant Application Schematic 11 5. Functional Descriptions 12 5.1 Overview 12 5.2 Modulation, Frequency, Deviation and Symbol Rate 12 5.3 Embedded EEPROM and RFPDK 13 5.4 On-line Register Configuration 14 5.6 Power Amplifier 14 5.6 Power Amplifier 15 5.7 Crystal Oscillator and RCLK 15 6.8 Working States and Transmission Control Interface 17 6.1 Working States 17 6.2 Transmission Control Interface 18 6.2.3 Two-wire Interface 18 6.2.3 Two-wire Interface 18 7.1 Accessing Registers with TWI <		1.2	Absolute Maximum Ratings	5
2. Pin Descriptions. 8 3. Typical Performance Characteristics. 9 4. Typical Application Schematics. 10 4.1 Low-Cost Application Schematic. 10 4.2 FCC/ETSI Compliant Application Schematic. 11 5. Functional Descriptions. 12 5.1 Overview. 12 5.2 Modulation, Frequency, Deviation and Symbol Rate. 12 5.3 Embedded EEPROM and RFPDK. 13 5.4 On-line Register Configuration. 14 5.5 Power Amplifier. 14 5.6 PA Ramping. 15 5.7 Crystal Oscillator and RCLK. 15 8. Working States and Transmission Control Interface. 17 6.1 Working States. 17 6.2 Transmission Control Interface. 18 6.2.3 Two-wire Interface. 18 6.2.3 Two-wire Interface. 18 6.2.3 Two-wire Interface. 18 7.1 Accessing Registers with TWI. 21 7.2 Configuration Flow. 22 8. Ordering Information. 24 9. Package Outline. 25 10.1 JZCT06 Top Marking. 26 10.1 JZCT06 Top Marking. 26		1.3	Transmitter Specifications	6
3. Typical Performance Characteristics 9 4. Typical Application Schematics 10 4.1 Low-Cost Application Schematic 10 4.2 FCC/ETSI Compliant Application Schematic 11 5. Functional Descriptions 12 5.1 Overview 12 5.2 Modulation, Frequency, Deviation and Symbol Rate 12 5.3 Embedded EEPROM and RFPDK 13 5.4 On-line Register Configuration 14 5.5 Power Amplifier 14 5.6 PA Ramping 15 5.7 Crystal Oscillator and RCLK 15 6. Working States and Transmission Control Interface 17 6.1 Working States 17 6.2 Transmission Control Interface 17 6.2 Transmission Control Interface 18 6.2 Tx Enabled by DATA Pin Rising Edge 18 6.2 Tx Enabled by DATA Pin Rising Edge 18 6.2 Two-wire Interface 18 7.1 Accessing Registers with TWI 21 7.2 Configuration Flow 22 8. Ordering Information 24 9. Package Outline 25 10. Top Marking 26 11. Other Documentations		1.4	Crystal Oscillator	7
4. Typical Application Schematics. 10 4.1 Low-Cost Application Schematic. 10 4.2 FCC/ETSI Compliant Application Schematic. 11 5. Functional Descriptions. 12 5.1 Overview. 12 5.2 Modulation, Frequency, Deviation and Symbol Rate 12 5.3 Embedded EEPROM and RFPDK. 13 5.4 On-line Register Configuration 14 5.5 Power Amplifier. 14 5.6 PA Ramping. 15 5.7 Crystal Oscillator and RCLK. 15 6. Working States and Transmission Control Interface. 17 6.1 Working States. 17 6.2 Transmission Control Interface. 17 6.2 Transmission Control Interface. 18 6.2.3 Two-wire Interface. 18 6.2.3 Two-wire Interface. 18 7. On-Line Register Configuration Flow. 21 7.1 Accessing Registers with TWI. 21 7.2 Configuration Flow. 22 8. Ordering Information. 24 9. Package Outline. 25 10. Top Marking. 26 11. Other Documentations. 27 12. Document Change List.	2.	Pin	Descriptions	8
4.1 Low-Cost Application Schematic. 10 4.2 FCC/ETSI Compliant Application Schematic. 11 5. Functional Descriptions. 12 5.1 Overview. 12 5.2 Modulation, Frequency, Deviation and Symbol Rate. 12 5.3 Embedded EEPROM and RFPDK. 13 5.4 On-line Register Configuration. 14 5.5 Power Amplifier. 14 5.6 POA Ramping. 15 5.7 Crystal Oscillator and RCLK. 15 6.1 Working States and Transmission Control Interface. 17 6.1 Working States. 17 6.2 Transmission Control Interface. 17 6.2 Transmission Control Interface. 17 6.2 Transmission Flow. 21 7. On-Line Register Configuration Flow. 21 7.1 Accessing Registers with TWI. 21 7.2 Configuration Flow. 22 8. Ordering Information. 24 9. Package Outline. 25 10. Top Marking. <td< td=""><td>3.</td><td>Тур</td><td>pical Performance Characteristics</td><td>9</td></td<>	3.	Тур	pical Performance Characteristics	9
4.2 FCC/ETSI Compliant Application Schematic. 11 5. Functional Descriptions 12 5.1 Overview 12 5.2 Modulation, Frequency, Deviation and Symbol Rate 12 5.3 Embedded EEPROM and RFPDK 13 5.4 On-line Register Configuration 14 5.5 Power Amplifier 14 5.6 PA Ramping 15 5.7 Crystal Oscillator and RCLK 15 6. Working States and Transmission Control Interface 17 6.1 Working States 17 6.2 Transmission Control Interface 17 6.2 Transmission Control Interface 17 6.2.1 Tx Enabled by DATA Pin Rising Edge 18 6.2.3 Two-wire Interface 18 7. On-Line Register Configuration Flow 21 7.1 Accessing Registers with TWI 21 7.2 Configuration Flow 22 8. Ordering Information 24 9. Package Outline 25 10. Top Marking 26	4.	Тур	vical Application Schematics	10
4.2 FCC/ETSI Compliant Application Schematic. 11 5. Functional Descriptions 12 5.1 Overview 12 5.2 Modulation, Frequency, Deviation and Symbol Rate 12 5.3 Embedded EEPROM and RFPDK 13 5.4 On-line Register Configuration 14 5.5 Power Amplifier 14 5.6 PA Ramping 15 5.7 Crystal Oscillator and RCLK 15 6. Working States and Transmission Control Interface 17 6.1 Working States 17 6.2 Transmission Control Interface 17 6.2 Transmission Control Interface 17 6.2.1 Tx Enabled by DATA Pin Rising Edge 18 6.2.3 Two-wire Interface 18 7. On-Line Register Configuration Flow 21 7.1 Accessing Registers with TWI 21 7.2 Configuration Flow 22 8. Ordering Information 24 9. Package Outline 25 10. Top Marking 26		4.1	Low-Cost Application Schematic	
5.1 Overview		4.2		
5.2 Modulation, Frequency, Deviation and Symbol Rate. 12 5.3 Embedded EEPROM and RFPDK. 13 5.4 On-line Register Configuration 14 5.5 Power Amplifier. 14 5.6 PA Ramping. 15 5.7 Crystal Oscillator and RCLK. 15 6. Working States and Transmission Control Interface. 17 6.1 Working States. 17 6.2 Transmission Control Interface. 17 6.2 Transmission Control Interface. 17 6.2 Tassmission Control Interface. 17 6.2 Tassmission Control Interface. 17 6.2 Tase nabled by DATA Pin Rising Edge. 18 6.2.2 Tx Enabled by DATA Pin Falling Edge. 18 6.2.3 Two-wire Interface. 18 7. On-Line Register Configuration Flow. 21 7.1 Accessing Registers with TWI. 21 7.2 Configuration Flow. 22 8. Ordering Information. 26 10.1 JZCT06 Top Marking. 26 11.	5.	Fun	nctional Descriptions	12
5.3 Embedded EEPROM and RFPDK		5.1	Overview	12
5.4 On-line Register Configuration. 14 5.5 Power Amplifier. 14 5.6 PA Ramping. 15 5.7 Crystal Oscillator and RCLK. 15 6. Working States and Transmission Control Interface. 17 6.1 Working States. 17 6.2 Transmission Control Interface. 17 6.2 Transmission Control Interface. 17 6.2.1 Tx Enabled by DATA Pin Rising Edge. 18 6.2.2 Tx Enabled by DATA Pin Falling Edge. 18 6.2.3 Two-wire Interface. 18 7.0 On-Line Register Configuration Flow. 21 7.1 Accessing Registers with TWI. 21 7.2 Configuration Flow. 22 8. Ordering Information. 24 9. Package Outline. 25 10. Top Marking. 26 10.1 JZCT06 Top Marking. 26 11. Other Documentations. 27 12. Document Change List. 28		5.2	Modulation, Frequency, Deviation and Symbol Rate	12
5.5 Power Amplifier 14 5.6 PA Ramping. 15 5.7 Crystal Oscillator and RCLK. 15 6. Working States and Transmission Control Interface. 17 6.1 Working States. 17 6.2 Transmission Control Interface. 17 6.2.1 Tx Enabled by DATA Pin Rising Edge. 18 6.2.2 Tx Enabled by DATA Pin Falling Edge. 18 6.2.3 Two-wire Interface. 18 7.0 On-Line Register Configuration Flow. 21 7.1 Accessing Registers with TWI. 21 7.2 Configuration Flow. 22 8. Ordering Information. 24 9. Package Outline. 25 10. Top Marking. 26 11. Other Documentations. 27 12. Document Change List. <t< td=""><td></td><td>5.3</td><td>Embedded EEPROM and RFPDK</td><td>13</td></t<>		5.3	Embedded EEPROM and RFPDK	13
5.6 PA Ramping. 15 5.7 Crystal Oscillator and RCLK. 15 6. Working States and Transmission Control Interface. 17 6.1 Working States. 17 6.2 Transmission Control Interface. 17 6.2 Transmission Control Interface. 17 6.2 Transmission Control Interface. 17 6.2 Tx Enabled by DATA Pin Rising Edge. 18 6.2.2 Tx Enabled by DATA Pin Falling Edge. 18 6.2.3 Two-wire Interface. 18 7. On-Line Register Configuration Flow. 21 7.1 Accessing Registers with TWI. 21 7.2 Configuration Flow. 22 8. Ordering Information. 24 9. Package Outline. 25 10. Top Marking. 26 10.1 JZCT06 Top Marking. 26 11. Other Documentations. 27 12. Document Change List. 28		5.4	On-line Register Configuration	14
5.7 Crystal Oscillator and RCLK. 15 6. Working States and Transmission Control Interface. 17 6.1 Working States 17 6.2 Transmission Control Interface. 17 6.2 Tx Enabled by DATA Pin Rising Edge. 18 6.2.3 Two-wire Interface. 18 7. On-Line Register Configuration Flow. 21 7.1 Accessing Registers with TWI. 21 7.2 Configuration Flow. 22 8. Ordering Information. 24 9. Package Outline. 25 10. Top Marking. 26 11. Other Documentations. 27 12. Document Change List. 28		5.5	Power Amplifier	14
6. Working States and Transmission Control Interface. 17 6.1 Working States. 17 6.2 Transmission Control Interface. 17 6.2 Transmission Control Interface. 17 6.2 Tx Enabled by DATA Pin Rising Edge. 18 6.2.2 Tx Enabled by DATA Pin Falling Edge. 18 6.2.3 Two-wire Interface. 18 7. On-Line Register Configuration Flow. 21 7.1 Accessing Registers with TWI. 21 7.2 Configuration Flow. 21 7.2 Configuration Flow. 22 8. Ordering Information. 24 9. Package Outline. 25 10. Top Marking. 26 10.1 JZCT06 Top Marking. 26 11. Other Documentations. 27 12. Document Change List. 28		5.6	PA Ramping	15
6.1 Working States. 17 6.2 Transmission Control Interface. 17 6.21 Tx Enabled by DATA Pin Rising Edge. 18 6.22 Tx Enabled by DATA Pin Falling Edge. 18 6.23 Two-wire Interface. 18 7. On-Line Register Configuration Flow. 21 7.1 Accessing Registers with TWI. 21 7.2 Configuration Flow. 22 8. Ordering Information. 24 9. Package Outline. 25 10. Top Marking. 26 10.1 JZCT06 Top Marking. 26 11. Other Documentations. 27 12. Document Change List. 28		5.7	Crystal Oscillator and RCLK	15
6.2 Transmission Control Interface. 17 6.2.1 Tx Enabled by DATA Pin Rising Edge. 18 6.2.2 Tx Enabled by DATA Pin Falling Edge. 18 6.2.3 Two-wire Interface. 18 7. On-Line Register Configuration Flow. 21 7.1 Accessing Registers with TWI. 21 7.2 Configuration Flow. 22 8. Ordering Information. 24 9. Package Outline. 25 10. Top Marking. 26 10.1 JZCT06 Top Marking. 26 11. Other Documentations. 27 12. Document Change List. 28	6.	Wor	rking States and Transmission Control Interface	17
6.2.1 Tx Enabled by DATA Pin Rising Edge. 18 6.2.2 Tx Enabled by DATA Pin Falling Edge. 18 6.2.3 Two-wire Interface. 18 7. On-Line Register Configuration Flow. 21 7.1 Accessing Registers with TWI. 21 7.2 Configuration Flow. 22 8. Ordering Information. 24 9. Package Outline. 25 10. Top Marking. 26 10.1 JZCT06 Top Marking. 26 11. Other Documentations. 27 12. Document Change List. 28		6.1	Working States	17
6.22 Tx Enabled by DATA Pin Falling Edge. 18 6.23 Two-wire Interface. 18 7. On-Line Register Configuration Flow. 21 7.1 Accessing Registers with TWI. 21 7.2 Configuration Flow. 22 8. Ordering Information. 24 9. Package Outline. 25 10. Top Marking. 26 11. Other Documentations. 27 12. Document Change List. 28		6.2	Transmission Control Interface	17
6.2.3 Two-wire Interface. 18 7. On-Line Register Configuration Flow. 21 7.1 Accessing Registers with TWI. 21 7.2 Configuration Flow. 22 8. Ordering Information. 24 9. Package Outline. 25 10. Top Marking. 26 10.1 JZCT06 Top Marking. 26 11. Other Documentations. 27 12. Document Change List. 28			6.2.1 Tx Enabled by DATA Pin Rising Edge	18
7. On-Line Register Configuration Flow. 21 7.1 Accessing Registers with TWI. 21 7.2 Configuration Flow. 22 8. Ordering Information. 24 9. Package Outline. 25 10. Top Marking. 26 10.1 JZCT06 Top Marking. 26 11. Other Documentations. 27 12. Document Change List. 28				
7.1 Accessing Registers with TWI			6.2.3 Two-wire Interface	18
7.2 Configuration Flow. 22 8. Ordering Information. 24 9. Package Outline. 25 10. Top Marking. 26 10.1 JZCT06 Top Marking. 26 11. Other Documentations. 27 12. Document Change List. 28	7.	On-	-Line Register Configuration Flow	21
8. Ordering Information. 24 9. Package Outline. 25 10. Top Marking. 26 10.1 JZCT06 Top Marking. 26 11. Other Documentations. 27 12. Document Change List. 28		7.1	Accessing Registers with TWI	21
9. Package Outline		7.2	Configuration Flow	22
10. Top Marking	8.	Ord	lering Information	24
10.1 JZCT06 Top Marking. .26 11. Other Documentations. .27 12. Document Change List. .28	9.	Pac	ckage Outline	25
11. Other Documentations	10	. Тор) Marking	26
12. Document Change List 28		10.1	1 JZCT06 Top Marking	26
	11	. Oth	er Documentations	27
13. Contact Information	12	. Doc	cument Change List	28
	13	. Con	ntact Information	



1. Electrical Characteristics

 V_{DD} = 3.3 V, T_{OP} = 25 °C, F_{RF} = 868.35 MHz, FSK modulation, output power is +10 dBm terminated in a matched 50 Ω impedance, unless otherwise noted.

1.1 Recommended Operating Conditions

Table 2. Recommended Operation Conditions

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Operation Voltage Supply	V _{DD}		1.8		3.6	V
Operation Temperature	T _{OP}		-40		85	°C
Supply Voltage Slew Rate			1			mV/us

1.2 Absolute Maximum Ratings

Table 3. Absolute Maximum Ratings^[1]

Parameter	Symbol	Conditions	Min	Max	Unit
Supply Voltage	V _{DD}		-0.3	3.6	V
Interface Voltage	V _{IN}		-0.3	V _{DD} + 0.3	V
Junction Temperature	TJ		-40	125	°C
Storage Temperature	T _{STG}		-50	150	°C
Soldering Temperature	T _{SDR}	Lasts at least 30 seconds		255	°C
ESD Rating		Human Body Model (HBM)	-2	2	kV
Latch-up Current		@ 85 °C	-100	100	mA

Note:

[1]. Stresses above those listed as —absolute maximum ratingsll may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



Caution! ESD sensitive device. Precaution should be used when handling the device in order to prevent permanent damage.



1.3 Transmitter Specifications

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Frequency Range ^[1]	F _{RF}		240		960	MHz
Synthesizer Frequency	_	F _{RF} ≤ 480 MHz		198		Hz
Resolution	F _{RES}	F _{RF} > 480 MHz		397		Hz
0	0.5	FSK/GFSK	0.5		100	ksps
Symbol Rate	SR	ООК	0.5		30	ksps
(G)FSK Modulation Deviation Range	F _{DEV}		1		200	kHz
Bandwidth-Time Product	BT	GFSK modulation	-	0.5	-	-
Maximum Output Power	P _{OUT(Max)}			+13		dBm
Minimum Output Power	P _{OUT(Min)}			-10		dBm
Output Power Step Size	PSTEP			1		dB
OOK PA Ramping Time ^[2]	t _{RAMP}		0		1024	us
		OOK, 0 dBm, 50% duty cycle		6.7		mA
		OOK, +10 dBm, 50% duty cycle		13.4		mA
Current Consumption	I _{DD-433.92}	OOK, +13 dBm, 50% duty cycle		17.4		mA
@ 433.92 MHz		FSK, 0 dBm, 9.6 ksps		10.5		mA
		FSK, +10 dBm, 9.6 ksps		23.5		mA
		FSK, +13 dBm, 9.6 ksps		32.5		mA
	I _{DD-868.35}	OOK, 0 dBm, 50% duty cycle		8.0		mA
		OOK, +10 dBm, 50% duty cycle		15.5		mA
Current Consumption		OOK, +13 dBm, 50% duty cycle		19.9		mA
@ 868.35 MHz		FSK, 0 dBm, 9.6 ksps		12.3		mA
		FSK, +10 dBm, 9.6 ksps		27.6		mA
		FSK, +13 dBm, 9.6 ksps		36.1		mA
Sleep Current	I _{SLEEP}			20		nA
Frequency Tune Time	t _{TUNE}			370		us
		100 kHz offset from F _{RF}		-80		dBc/Hz
Phase Noise @ 433.92	PN _{433.92}	600 kHz offset from F _{RF}		-98		dBc/Hz
MHz		1.2 MHz offset from F _{RF}		-107		dBc/Hz
		100 kHz offset from F _{RF}		-74		dBc/Hz
Phase Noise @ 868.35	PN _{868.35}	600 kHz offset from F _{RF}		-92		dBc/Hz
MHz		1.2 MHz offset from F _{RF}		-101		dBc/Hz
Harmonics Output for	H2 _{433.92}	2 nd harm @ 867.84 MHz, +13 dBm P _{OUT}		-52		dBm
433.92 MHz ^[3]	H3 _{433.92}	3 rd harm @ 1301.76 MHz, +13 dBm Р _{оυт}		-60		dBm
Harmonics Output for	H2 _{868.35}	2 nd harm @ 1736.7 MHz, +13 dBm P _{OUT}		-67		dBm
868.35 MHz ^[3]	H3 _{868.35}	3 rd harm @ 2605.05 MHz, +13 dBm P _{OUT}		-55		dBm
OOK Extinction Ration				60		dB

Table 4	Transmitter	Specifications
---------	-------------	----------------

Notes:

[1]. The frequency range is continuous over the specified range.

[2]. 0 and 2ⁿ us, n = 0 to 10, when set to —0II, the PA output power will ramp to its configured value in the shortest possible time.

[3]. The harmonics output is measured with the application shown as Figure 10.



1.4 Crystal Oscillator

Table 5.	Crystal	Oscillator	Specifications
----------	---------	------------	----------------

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Crystal Frequency ^[1]	F _{XTAL}		26	26	26	MHz
Crystal Tolerance ^[2]				±20		ppm
Load Capacitance ^[3]	CLOAD		12		20	pF
Crystal ESR	Rm				60	Ω
XTAL Startup Time ^[4]	t _{XTAL}			400		us

Notes:

[1]. The JZCT06 can directly work with external 26 MHz reference clock input to XTAL pin (a coupling capacitor is required) with amplitude 0.3 to 0.7 Vpp.

[2]. This is the total tolerance including (1) initial tolerance, (2) crystal loading, (3) aging, and (4) temperature dependence. The acceptable crystal tolerance depends on RF frequency and channel spacing/bandwidth.

[3]. The required crystal load capacitance is integrated on-chip to minimize the number of external components.

[4]. This parameter is to a large degree crystal dependent.





2. Pin Descriptions






Table 6 JZCT06 Pin Descriptions

Pin Number	Name	I/O	Descriptions
1	XTAL	I	26 MHz single-ended crystal oscillator input or
			External 26 MHz reference clock input
2	GND	I	Ground
			Data input to be transmitted or
			Data pin to access the embedded EEPROM
2		ю	Pulled up internally to VDD when configured as Transmission Enabled by DATA
3	3 DATA		Pin Falling Edge and used as input pin
			Pulled down internally to GND when configured as Transmission Enabled by
			DATA Pin Rising Edge and used as input pin
			Clock pin to control the device
4	CLK	I.	Clock pin to access the embedded EEPROM
			Pulled up internally to VDD
5	RFO	0	Power amplifier output
6	VDD	I	Power supply input



3. Typical Performance Characteristics




Figure 3. Phase Noise, F_{RF} = 433.92 MHz, P_{OUT} = +13 dBm, Unmodulated





Figure 5. OOK Spectrum, SR = 9.6 ksps,










Figure 4. Phase Noise, F_{RF} = 868.35 MHz,

P_{OUT} = +13 dBm, Unmodulated




Figure 6. FSK/GFSK Spectrum,

SR = 9.6 ksps, F_{DEV} = 15 kHz




Figure 8. Output Power vs. Supply Voltages, F_{RF} = 433.92 MHz



4. Typical Application Schematics

4.1 Low-Cost Application Schematic




Figure 9. Low-Cost Application Schematic

Notes:

- 1. Connector J1 is a must for the JZCT06 EEPROM access during development or manufacture.
- 2. An external MCU U2 is necessary if on-line register configuration is required.
- 3. The general layout guidelines are listed below. For more design details, please refer to Schematic and PCB Layout Design Guidelinel
 - Use as much continuous ground plane metallization as possible.
 - Use as many grounding vias (especially near to the GND pins) as possible to minimize series parasitic inductance between the ground pour and the GND pins.
 - Avoid using long and/or thin transmission lines to connect the components.
 - Avoid placing the nearby inductors in the same orientation to reduce the coupling between them.
 - Place C0 as close to the JZCT06 as possible for better filtering.
- 4. The table below shows the BOM of 433.92/868.35 MHz Low-Cost Applications. For the BOM of 315/915 MHz application, please refer to Schematic and PCB Layout Design Guideline.

Destanta	D ecentralization	Valu	ue	Unit		
Designator	Descriptions	433.92 MHz	133.92 MHz 868.35 MHz		Manufacturer	
U1	JZCT06, 240 – 960 MHz (G)FSK/OOK transmitter		-	-		
U2	Optional MCU for on-line register configuration	-		-	-	
X1	±20 ppm, SMD32*25 mm crystal	26		MHz	EPSON	
C0	±20%, 0402 X7R, 25 V	0	.1	uF	Murata GRM15	
C1	±5%, 0402 NP0, 50 V	82	82	pF	Murata GRM15	
C2	±5%, 0402 NP0, 50 V	9	3.9	pF	Murata GRM15	
L1	±5%, 0603 multi-layer chip inductor	180	100	nH	Murata LQG18	
L2	±5%, 0603 multi-layer chip inductor	27	8.2	nH	Murata LQG18	

Table 7. BOM of 433.92/868.35 MHz Low-Cost Application



4.2 FCC/ETSI Compliant Application Schematic




Figure 10. FCC/ETSI Compliant Application Schematic

Notes:

- 1. Connector J1 is a must for the JZCT06 EEPROM access during development or manufacture.
- 2. An external MCU U2 is necessary if on-line register configuration is required.
- 3. The general layout guidelines are listed below. For more design details, please refer to Schematic and PCB Layout Design Guidelinell.
 - Use as much continuous ground plane metallization as possible.
 - Use as many grounding vias (especially near to the GND pins) as possible to minimize series parasitic inductance between the ground pour and the GND pins.
 - Avoid using long and/or thin transmission lines to connect the components.
 - Avoid placing the nearby inductors in the same orientation to reduce the coupling between them.
 - Place C0 as close to the JZCT06 as possible for better filtering.
- 4. The table below shows the BOM of 433.92/868.35 MHz FCC/ETSI Compliant Application. For the BOM of 315 and 915 MHz application, please refer to Schematic and PCB Layout Design Guidelinel.

Table 8. BOM of 433.92/868.35 MHz FCC/ETSI Compliant Application

_	_	Val	ue		
Designator	Descriptions	433.92 MHz	868.35 MHz	Unit	Manufacturer
U1	JZCT06, 240 – 960 MHz (G)FSK/OOK transmitter		-	-	
U2	Optional MCU for on-line register configuration		-	-	-
X1	X1 ±20 ppm, SMD32*25 mm crystal		26		EPSON
C0	±20%, 0402 X7R, 25 V	0.1		uF	Murata GRM15
C1	±5%, 0402 NP0, 50 V	68	68	pF	Murata GRM15
C2	±5%, 0402 NP0, 50 V	15	9.1	pF	Murata GRM15
C3	±5%, 0402 NP0, 50 V	15	8.2	pF	Murata GRM15
L1	±5%, 0603 multi-layer chip inductor	180	100	nH	Murata LQG18
L2	±5%, 0603 multi-layer chip inductor	36	8.2	nH	Murata LQG18
L3	±5%, 0603 multi-layer chip inductor	18	8.2	nH	Murata LQG18



5. Functional Descriptions




Figure 11. JZCT06 Functional Block Diagram

5.1 Overview

The JZCT06 is a high performance, highly flexible, low-cost, single-chip (G)FSK/OOK transmitter for various 240 to 960 MHz wireless applications. The chip is optimized for the low system cost, low power consumption, battery powered application with its highly integrated and low power design.

The functional block diagram of the JZCT06 is shown in the figure above. The JZCT06 is based on direct synthesis of the RF frequency, and the frequency is generated by a low-noise fractional-N frequency synthesizer. It uses a 1-pin crystal oscillator circuit with the required crystal load capacitance integrated on-chip to minimize the number of external components. Every analog block is calibrated on each Power-on Reset (POR) to the internal voltage reference. The calibration can help the chip to finely work under different temperatures and supply voltages. The JZCT06 uses the DATA pin for the host MCU to send in the data. The input data will be modulated and sent out by a highly efficient PA, which output power can be configured from -10 to +13 dBm in 1 dB step size

The user can directly use the JZCT06 default configuration for immediate demands. If that cannot meet the system requirement, on-line register configuration and off-line EEPROM programming configuration are available for the user to customize the chip features. The on-line configuration means there is an MCU available in the application to configure the chip registers through the 2-wire interface, while the off-line configuration is done by the USB Programmer and the RFPDK. After the configuration is done, only the DATA pin is required for the host MCU to send in the data and control the transmission. The JZCT06 operates from 1.8 to 3.6 V so that it can finely work with most batteries to their useful power limits. It only consumes 15.5 mA (OOK @ 868.35 MHz) / 27.6 mA (FSK @ 868.35 MHz) when transmitting +10 dBm power under 3.3 V supply voltage.

5.2 Modulation, Frequency, Deviation and Symbol Rate

The JZCT06 supports GFSK/FSK modulation with the symbol rate up to 100 ksps, as well as OOK modulation with the symbol rate up to 30 ksps. The supported deviation of the (G)FSK modulation ranges from 1 to 200 kHz. The JZCT06 continuously covers the frequency range from 240 to 960 MHz, including the license free ISM frequency band around 315 MHz, 433.92 MHz, 868.35 MHz and 915 MHz. The device contains a high spectrum purity low power fractional-N frequency synthesizer with output frequency resolution better than 198 Hz when the frequency is less than 480 MHz, and is about 397 Hz



when the frequency is larger than 480 MHz. See the table below for the modulation, frequency and symbol rate specifications.

	-	
Parameter	Value	Unit
Modulation	(G)FSK/OOK	-
Frequency	240 to 960	MHz
Deviation	1 to 200	kHz
Frequency Resolution ($F_{RF} \le 480 \text{ MHz}$)	198	Hz
Frequency Resolution (F_{RF} > 480 MHz)	397	Hz
Symbol Rate (FSK/GFSK)	0.5 to 100	ksps
Symbol Rate (OOK)	0.5 to 30	ksps

Table 9. Modulation, Frequency and Symbol Rate

5.3 Embedded EEPROM and RFPDK

The RFPDK (RF Products Development Kit) is a very user-friendly software tool delivered for the user configuring the JZCT06 in the most intuitional way. The user only needs to fill in/select the proper value of each parameter and click the -BurnII button to complete the chip configuration. See the figure below for the accessing of the EEPROM and Table 10 for the summary of all the configurable parameters of the JZCT06 in the RFPDK.




Figure 12. Accessing Embedded EEPROM

For more details of the USB Programmer and the RFPDK, please refer to One-Way RF Link Development Kits Users Guidel. For the detail of JZCT06 configurations with the RFPDK, please refer to Configuration Guidelinell.



Category	Parameters	Descriptions	Default	Mode
	Frequency	To input a desired transmitting radio frequency in the range from 240 to 960 MHz. The step size is 0.001 MHz.	868.35 MHz	Basic Advanced
	Modulation	The option is FSK or GFSK and OOK.	FSK	Basic Advanced
	Deviation	The FSK frequency deviation. The range is from 1 to 100 kHz.	35 kHz	Basic Advanced
	Symbol Rate	The GFSK symbol rate. The user does not need to specify symbol rate for FSK and OOK modulation.	2.4 ksps	Basic Advanced
RF Settings	Tx Power	To select a proper transmitting output power from -10 dBm to +14 dBm, 1 dB margin is given above +13 dBm.	+13 dBm	Basic Advanced
	Xtal Load	On-chip XOSC load capacitance options: from 10 to 22 pF. The step size is 0.33 pF.	15 pF	Basic Advanced
	Data Representation	To select whether the frequency —Fo + Fdevll represent data 0 or 1. The options are: 0: F-high 1: F-low, or 0: F-low 1: F-high.	0: F-low 1: F-high	Advanced
	PA Ramping	To control PA output power ramp up/down time for OOK transmission, options are 0 and 2 ⁿ us (n from 0 to 10).	0 us	Advanced
Tronomittica	Start by	Start condition of a transmitting cycle, by Data Pin Rising/Falling Edge.	Data Pin Rising Edge	Advanced
Transmitting Settings	Stop by	Stop condition of a transmitting cycle, by Data Pin Holding Low for 2 to 90 ms.	Data Pin Holding Low for 20 ms	Advanced

5.4 On-line Register Configuration

The on-line register configuration means there is an MCU available in the application to configure the chip registers through the TWI: CLK and DATA. The value of the registers, which is originally copied from the EEPROM at the chip's power-up, will remain its value until part or all of the registers are modified by the host MCU. The register value will be lost after the chip's power-down, and re-configuration is necessary when it is powered up again.

For the detail of the on-line register configuration flow, please refer to Chapter 0.

5.5 Power Amplifier

A highly efficient single-ended Power Amplifier (PA) is integrated in the JZCT06 to transmit the modulated signal out. Depending on the application, the user can design a matching network for the PA to exhibit optimum efficiency at the desired output power for a wide range of antennas, such as loop or monopole antenna. Typical application schematics and the required BOM are shown in -Chapter 4 Typical Application SchematicII. For the schematic, layout guideline and the other detailed information please refer to Schematic and PCB Layout Design GuidelineII.

The output power of the PA can be configured by the user within the range from -10 dBm to +13 dBm in 1 dB step size using the USB Programmer and RFPDK.



5.6 PA Ramping

When the PA is switched on or off quickly, its changing input impedance momentarily disturbs the VCO output frequency. This process is called VCO pulling, and it manifests as spectral splatter or spurs in the output spectrum around the desired carrier frequency. By gradually ramping the PA on and off, PA transient spurs are minimized. The JZCT06 has built-in PA ramping configurability with options of 0, 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 and 1024 us, as shown in Figure 13. These options are only available when the modulation type is OOK. When the option is set to -0I, the PA output power will ramp up to its configured value in the shortest possible time. The ramp down time is identical to the ramp up time in the same configuration.

recommends that the maximum symbol rate should be no higher than 1/2 of the PA ramping -ratel, as shown in the formula below.

$$SR_{Max} \le 0.5 * \left(\frac{1}{t_{RAMP}}\right)$$

In which the PA ramping -ratell is given by (1/t_{RAMP}). In other words, by knowing the maximum symbol rate in the application, the PA ramping time can be calculated by formula below.

$$t_{\text{RAMP}} \le 0.5 * (\frac{1}{\text{SR}_{\text{MAX}}})$$

The user can select one of the values of the t_{RAMP} in the available options that meet the above requirement. If somehow the t_{RAMP} is set to be longer than -0.5 * (1/SR_{Max})II, it will possibly bring additional challenges to the OOK demodulation of the Rx device. For more detail of calculating t_{RAMP} , please refer to Configuration GuidelineII.




Figure 13. PA Ramping Time

5.7 Crystal Oscillator and RCLK

The JZCT06 uses a 1-pin crystal oscillator circuit with the required crystal load capacitance integrated on-chip. Figure 14 shows the configuration of the XTAL circuitry and the crystal model. The recommended specification for the crystal is 26 MHz with \pm 20 ppm, ESR (Rm) < 60 Ω , load capacitance C_{LOAD} ranging from 12 to 20 pF. To save the external load capacitors, a set of variable load capacitors C_L is built inside the JZCT06 to support the oscillation of the crystal.

The value of load capacitors is configurable with the USB Programmer and RFPDK. To achieve the best performance, the user only needs to input the desired value of the XTAL load capacitance C_{LOAD} of the crystal (can be found in the datasheet of the crystal) to the RFPDK, then finely tune the required XO load capacitance according to the actual XO frequency. Please refer to One-Way RF Link Development Kits Users Guidell for the method of choosing the right value of C_L .






Figure 14. XTAL Circuitry and Crystal Model




Figure 15. RCLK Circuitry

If a 26 MHz RCLK (reference clock) is available in the system, the user can directly use it to drive the JZCT06 by feeding the clock into the chip via the XTAL pin. This further saves the system cost due to the removal of the crystal. A coupling capacitor is required if the RCLK is used. The recommended amplitude of the RCLK is 0.3 to 0.7 Vpp on the XTAL pin. Also, the user should set the internal load capacitor C_L to its minimum value. See Figure 15 for the RCLK circuitry.



6. Working States and Transmission Control Interface

6.1 Working States

The JZCT06 has following 4 different working states: SLEEP, XO-STARTUP, TUNE and TRANSMIT.

SLEEP

When the JZCT06 is in the SLEEP state, all the internal blocks are turned off and the current consumption is minimized to 20 nA typically.

XO-STARTUP

After detecting a valid control signal on DATA pin, the JZCT06 goes into the XO-STARTUP state, and the internal XO starts to work. The valid control signal can be a rising or falling edge on the DATA pin, which can be configured on the RFPDK. The host MCU has to wait for the t_{xTAL} to allow the XO to get stable. The t_{xTAL} is to a large degree crystal dependent. A typical value of t_{xTAL} is provided in the Table 11.

TUNE

The frequency synthesizer will tune the JZCT06 to the desired frequency in the time t_{TUNE} . The PA can be turned on to transmit the incoming data only after the TUNE state is done, before that the incoming data will not be transmitted. See Figure 16 and Figure 17 for the details.

TRANSMIT

The JZCT06 starts to modulate and transmit the data coming from the DATA pin. The transmission can be ended in 2 methods: firstly, driving the DATA pin low for t_{STOP} time, where the t_{STOP} can be configured from 20 to 90 ms on the RFPDK; secondly, issuing SOFT_RST command over the two-wire interface, this will stop the transmission in 1 ms. See Section 6.2.3 for details of the two-wire interface.

Parameter	Symbol	Min	Тур	Max	Unit
XTAL Startup Time ^[1]	t _{XTAL}		400		us
Time to Tune to Desired Frequency	t _{TUNE}		370		us
Hold Time After Rising Edge	t _{HOLD}	10			ns
Time to Stop the Transmission ^[2]	t _{STOP}	2		90	ms
Notes:					
[1]. This parameter is to a large degree crystal d	lependent.				
[2]. Configurable from 2 to 9 in 1 ms step size ar	nd 20 to 90 ms in 10 ms ste	ep size.			

Table 11.Timing in Different Working States

6.2 Transmission Control Interface


The JZCT06 uses the DATA pin for the host MCU to send in data for modulation and transmission. The DATA pin can be used as pin for EEPROM programming, data transmission, as well as controlling the transmission. The transmission can be started by detecting rising or falling edge on the DATA pin, and stopped by driving the DATA pin low for t_{STOP} as shown in the table above. Besides communicating over the DATA pin, the host MCU can also communicate with the device over the two-wire interface, so that the transmission is more robust, and consumes less current.

Please note that the user is recommended to use the Tx Enabled by DATA pin Rising Edge, which is described in Section 6.2.1.



6.2.1 Tx Enabled by DATA Pin Rising Edge


As shown in the figure below, once the JZCT06 detects a rising edge on the DATA pin, it goes into the XO-STARTUP state. The user has to pull the DATA pin high for at least 10 ns (t_{HOLD}) after detecting the rising edge, as well as wait for the sum of t_{XTAL} and t_{TUNE} before sending any useful information (data to be transmitted) into the chip on the DATA pin. The logic state of the DATA pin is -Don't Carell from the end of t_{HOLD} till the end of t_{TUNE} . In the TRANSMIT state, PA sends out the input data after they are modulated. The user has to pull the DATA pin low for t_{STOP} in order to end the transmission.





6.2.2 Tx Enabled by DATA Pin Falling Edge

As shown in the figure below, once the JZCT06 detects a falling edge on the DATA pin, it goes into XO-STARTUP state and the XO starts to work. During the XO-STARTUP state, the DATA pin needs to be pulled low. After the XO is settled, the JZCT06 goes to the TUNE state. The logic state of the DATA pin is -Don't Carel during the TUNE state. In the TRANSMIT state, PA sends out the input data after they are modulated. The user has to pull the DATA pin low for t_{STOP} in order to end the transmission. Before starting the next transmit cycle, the user has to pull the DATA pin back to high.





6.2.3 Two-wire Interface

For power-saving and reliable transmission purposes, the JZCT06 is recommended to communicate with the host MCU over a two-wire interface (TWI): DATA and CLK. The TWI is designed to operate at a maximum of 1 MHz. The timing requirement and data transmission control through the TWI are shown in this section.



Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Digital Input Level High	V _{IH}		0.8			V _{DD}
Digital Input Level Low	VIL				0.2	V_{DD}
CLK Frequency	F _{CLK}		10		1,000	kHz
CLK High Time	t _{CH}		500			ns
CLK Low Time	t _{CL}		500			ns
CLK Delay Time	t _{CD}	CLK delay time for the first falling edge of the TWI_RST command, see Figure 20	20		15,000	ns
DATA Delay Time	t _{DD}	The data delay time from the last CLK rising edge of the TWI command to the time DATA return to default state			15,000	ns
DATA Setup Time	t _{DS}	From DATA change to CLK falling edge	20			ns
DATA Hold Time	t _{DH}	From CLK falling edge to DATA change	200			ns

Table 12. TWI Requirements




Figure 18. Two-wire Interface Timing Diagram

Once the device is powered up, TWI_RST and SOFT_RST should be issued to make sure the device works in SLEEP state robustly. On every transmission, TWI_RST and TWI_OFF should be issued before the transmission to make sure the TWI circuit functions correctly. TWI_RST and SOFT_RST should be issued again after the transmission for the device going back to SLEEP state reliably till the next transmission. The operation flow with TWI is shown as the figure below.




Table 13.	TWI Commands D	escriptions

Command	Descriptions
	Implemented by pulling the DATA pin low for 32 clock cycles and clocking in 0x8D00, 48 clock cycles in total.
	It only resets the TWI circuit to make sure it functions correctly. The DATA pin cannot detect the
	Rising/Falling edge to trigger transmission after this command, until the TWI_OFF command is issued.
TWI_RST	Notes:
	1. Please ensure the DATA pin is firmly pulled low during the first 32 clock cycles.
	2. When the device is configured as Transmission Enabled by DATA Pin Falling Edge, in order to issue
	the TWI_RST command correctly, the first falling edge of the CLK should be sent t_{CD} after the DATA
	falling edge, which should be longer than the minimum DATA setup time 20 ns, and shorter than 15 us,



Command	Descriptions
	as shown in Figure 20.
	3. When the device is configured as Transmission Enabled by DATA Pin Rising Edge, the default state of
	the DATA is low, there is no t_{CD} requirement, as shown in Figure 21.
	Implemented by clocking in 0x8D02, 16 clock cycles in total.
TWI_OFF	It turns off the TWI circuit, and the DATA pin is able to detect the Rising/Falling edge to trigger transmission after this command, till the TWI_RST command is issued. The command is shown as Figure 22.
	Implemented by clocking in 0xBD01, 16 clock cycles in total.
	It resets all the other circuits of the chip except the TWI circuit. This command will trigger internal calibration
SOFT_RST	for getting the optimal device performance. After issuing the SOFT_RST command, the host MCU should
	wait 1 ms before sending in any new command. After that, the device goes to SLEEP state. The command is
	shown as Figure 23.







Figure 20. TWI_RST Command When Transmission Enabled by DATA Pin Falling Edge







The DATA is generated by the host MCU on the rising edge of CLK, and is sampled by the device on the falling edge. The CLK should be pulled up by the host MCU during the TRANSMISSION shown in Figure 19. The TRANSMISSION process should

refer to Figure 16 or Figure 17 for its timing requirement, depending on the -Start Byll setting configured on the RFPDK.

The device will go to SLEEP state by driving the DATA low for t_{STOP} , or issuing SOFT_RST command. A helpful practice for the device to go to SLEEP is to issue TWI_RST and SOFT_RST commands right after the useful data is transmitted, instead of waiting the t_{STOP} , this can save power significantly.



7. On-Line Register Configuration Flow

Besides off-line EEPROM programming to tailor the chip features, on-line register configuration through the two-wire interface can do the work in another way, which is mentioned in Section 5.4. This chapter gives more details on accessing chip registers with TWI.

7.1 Accessing Registers with TWI

The TWI includes an input port CLK and a bi-directional port DATA. A complete Write/Read (W/R) process has 16 clock cycles. For the first 8 clock cycles, the DATA is used as input port for writing register address; and for the last 8 clock cycles, the DATA is used as input port during read process. The timing chart for the TWI W/R is shown as the figure below. Please note that the TWI_RST command is a special command which does not apply to the guidelines introduced below. The TWI_RST command is introduced in Table 13, Figure 20 and Figure 21in details.




Figure 24. TWI W/R Timing Chart (Except for TWI_RST Command)

Notes:

- 1. The timing requirement is shown as Table 12.
- 2. At the end of each command, the DATA should return to its default state after the last CLK rising edge within the time t_{DD}.
- 3. The command always start with -11, the first 8 clock cycle includes the W/R control and address bits A[5:0]. It is a Read command when W/R is 1, and Write command when W/R is 0. The range of the address bits is from 0x00 to 0x3F.
- 4. In a Write command, D[7:0] is the data to be written into the register. In a Read command, D[7:0] is the data to be read from the register.
- 5. The DATA pin is a bi-directional port, and it will be switched to output port in the last 8 clock cycle of a Read command. At this time, the host MCU should switch the corresponding port which is connected to the DATA pin to input port at the coming CLK rising edge, shown as dash line in the middle of Figure 24, so that there is no voltage conflict between the two ports and the read out function is correctly behaved.
- 6. To simplify the expression, this datasheet is using the TWI_WRREG and TWI_RDREG to represent the write and read command to specified registers, as shown in the table below.

Command	Description
	TWI write command. TWI_WRREG(XX, YY) means clocking in 16b'10xx xxxx yyyy yyyy, which xx xxxx is the register address to be written, ranging from 0x00 to 0x3F; yyyy yyyy is the register content to be
TWI_WRREG	written ranging from 0x00 to 0xFF. For example, TWI WRREG(0x12, 0xAA) means clocking in 0x92AA.
TWI_RDREG	TWI read command, TWI_RDREG(XX, ZZ) means clocking in 8b'11xx xxxx and read out zzzz zzzz, which xx xxxx is the register address to be written, ranging from 0x00 to 0x3F; zzzz zzzz is the read out value from the register, ranging from 0x00 to 0xFF
	For example, TWI_RDREG(0x2A, DAT), means clocking in 0xEA, and read out DAT which is an 8-bit value.

Table 14.TWI_WRREG and TWI_RDREG



7. Specific commands TWI_RST, TWI_OFF and SOFT_RST are also used in the on-line register configuration, refer to Table 13 for the definition of the 3 commands.

7.2 Configuration Flow

The user should follow below flow chart for the on-line register configuration.




Figure 25. On-line Register Configuration Flow

Notes:

- 1. In step-2, the host MCU issues the SOFT_RST command and needs to wait 1 ms before moving to step-3.
- 2. The feature registers are 16-bit wide, which address is indicated as Addr in step-6. The host MCU needs to first write the Addr to register 0x18. After that, the host MCU divides the feature register content into two 8-bit parts: Low_data and High_data, then write them into two temporary registers, which addresses are 0x19 and 0x1A, and finally overwrite the target 16-bit register by issuing TWI_WRREG(0x25, 0x1) to complete the feature register writing, as shown in step-6. Repeat step-6 if multiple feature registers are need to configured.

For example, if the user wants to write 0xC3F6 to feature register which address is 0x02, the user should issue the commands shown in step-6, and listed as below.

- a) TWI_WRREG(0x18, 0x02); // Write the Addr 0x02 to register 0x18
 b) TWI_WRREG(0x19, 0xF6); // Write the Low_data 0xF6 to register 0x19
 c) TWI_WRREG(0x1A, 0xC3); // Write the High_data 0xC3 to register 0x1A
 d) TWI WRREG(0x25, 0x01); // Trigger the overwriting to the feature register, the writing process completes
- 3. As a specific feature could be related to several registers, in order to change the feature correctly, the user is recommended to find out the corresponding registers by Export function on the RFPDK, as shown in Figure 26. For more RFPDK details, refer to One-Way RF Link Development Kits Users Guidel. An example of changing the frequency from 433.92 MHz to 868 MHz is listed below.
 - a) Configure the device to work in 433.92 MHz, use the Export function on the RFPDK to generate the configuration file named as 433.92MHz.exp.
 - b) Configure the device to work in 868 MHz, generate the configuration file named as 868MHz.exp in the same way.
 - c) Compare the 868MHz.exp file with the 433.92MHz.exp file and find out the registers being changed, as shown in Figure 27. Please note that the address of the registers starts from 0x00 and ends at 0x15 (21 registers in total).
 - d) Apply the corresponding register value and address in the flow shown in Figure 25.



8. Ordering Information


Part Number	Descriptions	Package Type	Package Option	Operating Condition	MOQ / Multiple
	240-960 MHz (G)FSK/OOK			1.8 to 3.6 V,	2 000
JZCT06-ESR ^[1]	Transmitter	SOT23-6	Tape & Reel	-40 to 85 ℃	3,000
Notes:					
[1]. —E∥ stands for e	ktended industrial product grade	, which supports	the temperature r	ange from -40 to +85	°C.
—SII stands for t	he package type of SOT23-6 for	this product.			
—R∥ stands for t	he tape and reel package optior	n, the minimum o	rder quantity (MO	Q) for this option is 3	,000 pieces.

Table 15. JZCT06 Ordering Information



9. Package Outline

The 6-pin SOT23-6 illustrates the package details for the JZCT06. The table below lists the values for the dimensions shown in the illustration.






Figure 28. 6-Pin SOT23-6

Ourseland		Size (millimeters)		
Symbol	Min	Тур	Max	
A	—	_	1.35	
A1	0.04		0.15	
A2	1.00	1.10	1.20	
A3	0.55	0.65	0.75	
b	0.38	—	0.48	
С	0.08		0.20	
D	2.72	2.92	3.12	
E	2.60	2.80	3.00	
E1	1.40	1.60	1.80	
е		0.95 BSC		
e1	1.90 BSC			
L	0.30	_	0.60	
θ	0		8°	

Table 16. 6-Pin SOT23-6 Package Dimensions